

# Taming The GPU Beasts & CUDA natESM Training Workshop

6 November 2024 | Andreas Herten | Forschungszentrum Jülich



Member of the Helmholtz Association

# Outline

Platform **Programming GPUs** Libraries GPU programming models Directives Kokkos CUDA C/C++ Parallel Model Kernels Grid, Blocks Memory Management Exercises

> **JÜLIC** Forschungszenti

Conclusions

## Plan

- Concrete → abstract
- Vendor-specific → portable
- Prepared exercises
  - 1 CUDA
  - 2 OpenACC
  - 3 Kokkos
- Usually, C and Fortran
- Running example: Jacobi, but sometimes side-quests
- Timetable online, but only guideline



# Platform

## GPU optimized to hide latency

- Memory
  - GPU has small (40 GB), but high-speed memory 1555 GB/s
  - Stage data to GPU memory: via PCIe 4 (32 GB/s) or PCIe 5 (64 GB/s) bus

#### Host





## GPU optimized to hide latency

- Memory
  - GPU has small (40 GB), but high-speed memory 1555 GB/s
  - Stage data to GPU memory: via PCIe 4 (32 GB/s) or PCIe 5 (64 GB/s) bus

#### Host





## GPU optimized to hide latency

- Memory
  - GPU has small (40 GB), but high-speed memory 1555 GB/s
  - Stage data to GPU memory: via PCIe 4 (32 GB/s) or PCIe 5 (64 GB/s) bus
  - Stage automatically (Unified Memory), or manually

#### Host





## GPU optimized to hide latency

- Memory
  - GPU has small (40 GB), but high-speed memory 1555 GB/s
  - Stage data to GPU memory: via PCIe 4 (32 GB/s) or PCIe 5 (64 GB/s) bus
  - Stage automatically (Unified Memory), or manually
  - GH200: NVLink C2C 900 GB/s
- Two engines: Overlap compute and copy





Host



## GPU optimized to hide latency

- Memory
  - GPU has small (40 GB), but high-speed memory 1555 GB/s
  - Stage data to GPU memory: via PCIe 4 (32 GB/s) or PCIe 5 (64 GB/s) bus
  - Stage automatically (Unified Memory), or manually
  - GH200: NVLink C2C 900 GB/s
- Two engines: Overlap compute and copy







#### Host



Device



6 November 2024

Slide 4149

## GPU optimized to hide latency

- Memory
  - GPU has small (40 GB), but high-speed memory 1555 GB/s
  - Stage data to GPU memory: via PCIe 4 (32 GB/s) or PCIe 5 (64 GB/s) bus
  - Stage automatically (Unified Memory), or manually
  - GH200: NVLink C2C 900 GB/s
- Two engines: Overlap compute and copy







#### Host



Device



6 November 2024

Slide 4149



Scalar



CPU:

• Single Instruction, Multiple Data (SIMD)





Vector



CPU:

Single Instruction, Multiple Data (SIMD)



- Single Instruction, Multiple Data (SIMD)
- Simultaneous Multithreading (SMT)









- Single Instruction, Multiple Data (SIMD)
- Simultaneous Multithreading (SMT)









- Single Instruction, Multiple Data (SIMD)
- Simultaneous Multithreading (SMT)
- GPU: Single Instruction, Multiple Threads (SIMT)









- Single Instruction, Multiple Data (SIMD)
- Simultaneous Multithreading (SMT)
- GPU: Single Instruction, Multiple Threads (SIMT)











## SIMT SIMT = SIMD ⊕ SMT

## CPU:

- Single Instruction, Multiple Data (SIMD)
- Simultaneous Multithreading (SMT)
- GPU: Single Instruction, Multiple Threads (SIMT)
  - CPU core  $\simeq$  GPU multiprocessor (SM)
  - Working unit: set of threads (32, a warp)
  - Fast switching of threads (large register file)



Vector









# SIMT

### $\mathbf{SIMT} = \mathbf{SIMD} \oplus \mathbf{SMT}$



#### Vector





Graphics: img:amperepictures

SIMT





# SIMT

#### $\mathsf{SIMT}=\mathsf{SIMD}\oplus\mathsf{SMT}$



#### Vector





Graphics: img:amperepictures

SIMT





# SIMT



## Multiprocessor

м									11 100												
			L0 Ir	stru	tion (	ache	-						-	LOI	nstruc	tion (	ache				
Warp Scheduler (32 threadiclk)										Warp Scheduler (32 thread/clk)											
		Dir	spatch	runi	(32.1)	read	CiR)						0	spate	TUnit	(95 8	read	CIR()			
	F	Reg	ister	File	16,38	4 x 3	2-bit)						Re	gister	File (	16,38	4 x 3:	2-bit)			
INT32 INT	32 FI	×32	FP32		P84	Γ				וו	INTE	14732	FP35	FP32							
INT 32 INT	32 FI	232	FP32								INTE	INT32	FP33	FP32							
INT32 INT	32 FI	232	FP32		P64						INTES	INT32	FP33	FP32							
INT32 INT	32 FI	132	FP32		P64		TENSOR CORE				INTE	19732	FP35	FP32				TENSOR CORE			
INT32 INT	92 FI	•32	FP32		P84						INTE	19732	FP35	FP32							
INT32 INT	92 FI	232	FP32		P84						INTE	19732	FP33	FP32							
INT32 INT	92 FI	*32	FP32		P84						INTE	INT32	FP35	FP32		164					
INT32 INT	92 FI	132	FP32		P84						INTE	111732	(PSS	FP32							
:	u u u	D/ iT	10/ 51			100/ 517	LUV ST	F	SFU		LUP ST	LUV ST	LUD! ST	100/ 517			LUV ST	LUI ST	SFU		
	-	-	LOP	ntru	tion (	ache	-		-	T	F	-	-	LOI	nstruc	tion (	lache	-			
		Nar	p Sch	edul	ır (32	hrea	licik)	_			Warp Scheduler (32 thread/clik)										
		Dir	epater	Uni	(32.0	read	CIR)						U	spate	1 Unit	(32.0	read	cia)			
		seð	ister	File	16,38	4 x 3	2-bit)						Re	gister	File (	16,30	4 x 3:	z-bit)			
INT22 INT	32 FI	×32	FP32		P64					1	INTES	19732	FP35	FP32							
INT32 INT	32 FI	232	FP32		P84		TEUROD CODE		INTES	11732	FP35	EP32									
INT32 INT	92 FI	·32	FP32						INTE	INT32	FP35	EP32				TENDOR COL					
INT 32 INT	92 FI	×32	FP32						INTE	111732	FP35	FP32			Ι.						
INT 32 INT	az FI	×32	FP32				TENSOR CORE		INTE	19732	FP33	FP32				TENSOR COP					
INT32 INT	32 FI	232	FP32		P64				інтаз	19732	FP33	FP32									
INT32 INT	32 FI	*32	FP32						INTE	19732	FP35	EP32									
INT 32 INT	92 FI	*32	FP32		P64					INTE	19732	FP33	FP32								
10/ ST 5	u u	D/ IT	10/ ST				100/ 51		SFU		UD! ST		UD/ ST	UDI ST				101 51	SFU		
							1928		1 Data	Cash	e/Shi	red M	emor	y							
_	Те						Т	×					Tex	_			_	Te			



#### Vector





SIMT





6 November 2024

## A100 vs H100

#### Comparison of last vs. current generation

## A100



## H100





## A100 vs H100

#### Comparison of last vs. current generation





## A100 vs H100

#### Comparison of last vs. current generation

## A100

SM												
Le tratución C		L0 Instruction Cache										
Warp Scheduler (32 II Diseasch Lint (32 II)	read/clic)	Warp Schoduler (32 threadicts)										
		and and a second second										
Register File (16,384	x 32-640	Register File (16,384 x 32-bit)										
MT33 MT33 FP33 FP33 FP54		NT12 NT12 FP32 FP32										
8/132 8/132 FP32 FP32 FP54		NT12 NT12 1732 1732										
MITE MITE FIRE		NT12 NT12 1732 1732										
NT31 NT32 FP33 FP33 FP34		NTEE NTEE 1792 1792										
MITE MITE FIELD FIELD	TEMBOR CORE	NT12 NT12 FF22 FF22		TEABOR CORE								
NUM NUM 101 101 101		NT12 NT12 1732 1732										
8/132 8/132 FP32 FP32 FP34		NT12 NT12 FF32 FF32										
8/132 8/132 FP32 FP32 FP54		NT12 NT12 1732 1732										
	밥 밥 와이	W W W W	107 107 11 11	ម្លា ម្លា ទោប								
L0 Instruction Co	ALT &											
Warp Beheduler (22 1	mask(b)	Warp Bobedister (32 threadouts)										
Dispatch Usit (22 the	****	Dispansi Unit (22 threadolls)										
Pagister File (16,384		Register File (16,384 x 32-bit)										
NUTS NUTS FROM FROM FROM		NT11 NT11 1732 1732										
MITED MITED FIRED FIRED FIRED		NT12 NT12 1732 1732										
MITS2 MITS2 PPS2 PPS2 PP54		8132 8132 9932 9932										
N133 N133 FF32 FF33 FF44	TRAFON CONF.	NT33 NT33 FF32 FF32		TENEOR CORE								
MITSO MITSO FERSO FERSO		NT33 NT33 PP32 PP33		TENDON COME								
N133 N133 FF33 FF33 FF94		NT32 NT32 FP32 FP32										
8133 8133 FP32 FP33 FP44		NT32 NT32 FP32 FP32										
N133 N133 FP32 FP33 FP34		NT32 NT32 FF32 FF32										
LOT LOT LOT LOT LOT LOT 10 10 10 10 10	LA LA SFU	10° 10° 10° 10°	10° 10°	\$ \$ \$FU								
192KD L1 Data Cache / Shared Memory												

## H100





# CPU vs. GPU

### Let's summarize this!



## Optimized for low latency

- + Large main memory
- + Fast clock rate
- + Large caches
- + Branch prediction
- + Powerful ALU
- Relatively low memory bandwidth
- Cache misses costly
- Low performance per watt



## Optimized for high throughput

- + High bandwidth main memory
- + Latency tolerant (parallelism)
- + More compute resources
- + High performance per watt
- Limited memory capacity
- Low per-thread performance
- Extension card



# **Programming GPUs**

# **Summary of Acceleration Possibilities**





# **Summary of Acceleration Possibilities**







Programming GPUs is easy: Just don't!



## Libraries

Programming GPUs is easy: Just don't!

Use applications & libraries





Programming GPUs is easy: Just don't!

Use applications & libraries





# Libraries

## Programming GPUs is easy: Just don't!

# Use applications & libraries



Л ПСН

Forschungszentrum

# Libraries

## Programming GPUs is easy: Just don't!

# Use applications & libraries



Л ПСН

Forschungszentrum

### Code example

```
int a = 42; int n = 10;
float x[n], y[n];
// fill x. v
cublasHandle t handle;
cublasCreate(&handle):
float * d x, * d y;
cudaMallocManaged(\delta d x, n * sizeof(x[0])):
cudaMallocManaged(\delta d y, n * sizeof(y[0]));
cublasSaxpv(handle. n. a. d x. 1. d v. 1):
cublasGetVector(n, sizeof(y[0]), d_y, 1, y, 1);
cudaFree(d x); cudaFree(d y);
cublasDestroy(handle);
```



#### Code example

```
int a = 42; int n = 10;
float x[n], y[n];
// fill x, y
```

cublasHandle\_t handle; cublasCreate(&handle);

```
float * d_x, * d_y;
cudaMallocManaged(&d_x, n * sizeof(x[0]));
cudaMallocManaged(&d_y, n * sizeof(y[0]));
```

cublasSaxpy(handle, n, a, d\_x, 1, d\_y, 1);

cublasGetVector(n, sizeof(y[0]), d\_y, 1, y, 1);

```
cudaFree(d_x); cudaFree(d_y);
cublasDestroy(handle);
```



Initialize

#### Code example

```
int a = 42; int n = 10;
float x[n], y[n];
// fill x. v
cublasHandle t handle;
cublasCreate(&handle):
float * d x, * d y;
                                                                                Allocate GPU memory
cudaMallocManaged(\delta d x, n * sizeof(x[0])):
cudaMallocManaged(\delta d y, n * sizeof(y[0]));
cublasSaxpv(handle. n. a. d x. 1. d v. 1):
cublasGetVector(n, sizeof(y[0]), d_y, 1, y, 1);
cudaFree(d x); cudaFree(d y);
cublasDestroy(handle);
```



#### Code example

```
int a = 42; int n = 10;
float x[n], y[n];
// fill x. v
cublasHandle t handle;
cublasCreate(&handle):
float * d x, * d y;
                                                                                Allocate GPU memory
cudaMallocManaged(\delta d x, n * sizeof(x[0])):
cudaMallocManaged(\delta d y, n * sizeof(y[0]));
cublasSaxpv(handle. n. a. d x. 1. d v. 1):
cublasGetVector(n, sizeof(y[0]), d_y, 1, y, 1);
cudaFree(d x); cudaFree(d y);
cublasDestroy(handle);
```


### cuBLAS

### Code example

int a = 42; int n = 10;

<pre>float x[n], y[n]; // fill x, y</pre>	
cublasHandle_t handle; cublasCreate(8handle);●	Initialize
<pre>float * d_x, * d_y; cudaMallocManaged(&amp;d_x, n * sizeof(x[0])); cudaMallocManaged(&amp;d_y, n * sizeof(y[0]));</pre>	Allocate GPU memory
cublasSaxpy(handle, n, a, d_x, 1, d_y, 1);	Call BLAS routine
<pre>cublasGetVector(n, sizeof(y[0]), d_y, 1, y, 1);</pre>	
cudaFree(d_x);	



### cuBLAS

### Code example

int a = 42; int n = 10;

<pre>float x[n], y[n]; // fill x, y</pre>	
cublasHandle_t handle; cublasCreate(&handle);	Initialize
<pre>float * d_x, * d_y; cudaMallocManaged(&amp;d_x, n * sizeof(x[0])); cudaMallocManaged(&amp;d_y, n * sizeof(y[0]));</pre>	Allocate GPU memory
cublasSaxpy(handle, n, a, d_x, 1, d_y, 1);	Call BLAS routine
cublasGetVector(n, sizeof(y[0]), d_y, 1, y, 1);	Copy result to host
cudaFree(d_x);	



### cuBLAS

### Code example

int a = 42; int n = 10;

<pre>float x[n], y[n]; // fill x, y</pre>	
cublasHandle_t handle; cublasCreate(&handle);	Initialize
<pre>float * d_x, * d_y; cudaMallocManaged(&amp;d_x, n * sizeof(x[0])); cudaMallocManaged(&amp;d_y, n * sizeof(y[0]));</pre>	Allocate GPU memory
cublasSaxpy(handle, n, a, d_x, 1, d_y, 1);	Call BLAS routine
cublasGetVector(n, sizeof(y[0]), d_y, 1, y, 1);	Copy result to host
cudaFree(d_x);	Finalize



# **Summary of Acceleration Possibilities**





# **Summary of Acceleration Possibilities**







### Libraries are not enough?

### You think you want to write your own GPU code?



Member of the Helmholtz Association

Amdahl's Law

Possible maximum speedup for *N* parallel processors

Total Time  $t = t_{serial} + t_{parallel}$ 



Amdahl's Law

Possible maximum speedup for N parallel processors Total Time  $t = t_{serial} + t_{parallel}$ 

N Processors  $t(N) = t_s + t_p/N$ 



Amdahl's Law

Possible maximum speedup for *N* parallel processors

Total Time  $t = t_{serial} + t_{parallel}$  *N* Processors  $t(N) = t_s + t_p/N$ Speedup  $s(N) = t/t(N) = \frac{t_s + t_p}{t_s + t_p/N}$ 



#### Amdahl's Law

Possible maximum speedup for N parallel processors Total Time  $t = t_{parallel} + t_{parallel}$ 

N Processors 
$$t(N) = t_s + t_p/N$$
  
Speedup  $s(N) = t/t(N) = \frac{t_s + t_p}{t_s + t_p/N}$ 







Parallel programming is not easy!

Things to consider:

- Is my application computationally intensive enough?
- What are the levels of parallelism?
- How much data needs to be transferred?
- Is the gain worth the pain?



# Alternatives

#### The twilight

There are GPU programming models, which can ease the pain...

- OpenACC, OpenMP
- Thrust
- Kokkos, RAJA, ALPAKA, SYCL, DPC++, pSTL
- PyCUDA, Cupy, Numba
- CUDA Fortran
- HIP, CUDA
- OpenCL



Programming GPUs Directives

Keepin' you portable

Annotate serial source code by directives

#pragma acc loop
for (int i = 0; i < 1; i++) {};</pre>



Keepin' you portable

Annotate serial source code by directives

```
#pragma acc loop
for (int i = 0; i < 1; i++) {};</pre>
```

- OpenACC: Especially for GPUs; OpenMP: Has GPU support
- Compiler interprets directives, creates according instructions



Keepin' you portable

Annotate serial source code by directives

```
#pragma acc loop
for (int i = 0; i < 1; i++) {};</pre>
```

- OpenACC: Especially for GPUs; OpenMP: Has GPU support
- Compiler interprets directives, creates according instructions

#### Pro

- Portability
  - Other compiler? No problem! To it, it's a serial program
  - Different target architectures from same code
- Easy to program

### Con

- Only few compilers
- Not all the raw power available
- A little harder to debug



The power of... two.

OpenMP Standard for multithread programming on CPU, GPU since 4.0, better since 4.5

```
#pragma omp target map(tofrom:y), map(to:x)
#pragma omp teams num_teams(10) num_threads(10)
#pragma omp distribute
for ( ) {
    #pragma omp parallel for
    for ( ) {
        // ...
    }
}
```

OpenACC Similar to OpenMP, but more specifically for GPUs For C/C++ and Fortran



### **OpenACC** Code example

```
void saxpy_acc(int n, float a, float * x, float * y) {
    #pragma acc kernels
    for (int i = 0; i < n; i++)
    y[i] = a * x[i] + y[i];
}
int a = 42;
int n = 10;
float x[n], y[n];
// fill x, y
saxpy_acc(n, a, x, y);</pre>
```



### **OpenACC** Code example

```
void saxpy_acc(int n, float a, float * x, float * y) {
    #pragma acc parallel loop copy(y) copyin(x)
    for (int i = 0; i < n; i++)
        y[i] = a * x[i] + y[i];
}
int a = 42;
int n = 10;
float x[n], y[n];
// fill x, y
saxpy_acc(n, a, x, y);</pre>
```



# **OpenACC / OpenMP**

Code example

```
void saxpy_acc(int n, float a, float * x, float * y) {
    #pragma acc kernels
    for (int i = 0; i < n; i++)
        y[i] = a * x[i] + y[i];
}
float a = 42;
int n = 10;
float x[n], y[n];
// fill x, y
saxpy_acc(n, a, x, y);</pre>
```



# **OpenACC / OpenMP**

Code example

```
void saxpy_acc(int n, float a, float * x, float * y) {
    #pragma omp target map(to:x[0:n]) map(tofrom:y[0:n]) loop
    for (int i = 0; i < n; i++)
        y[i] = a * x[i] + y[i];
}
float a = 42;
int n = 10;
float x[n], y[n];
// fill x, y
saxpy_acc(n, a, x, y);</pre>
```



# Programming GPUs Kokkos

# **Performance Portability**

#### **Performant Single Source Implementation**



# **History and Support**

- Established 2012
- Widely used in HPC, especially US Exascale Computing Project ECP
- Support for most major HPC platforms

- Now moving into Linux Foundation
- Feedback loop with C++ Standards
  - Parallel STL
  - std::atomic\_ref
  - std::mdspan and std::mdarray

### **Online Presence**

- https://github.com/kokkos
  - Primary Github Organization

- https://kokkosteam.slack.com
  - Slack Channel for Kokkos



# **First Look**

Hello, World!

```
struct functor {
    __host__ __device__ void operator()(const int i) const {
      Kokkos::printf("Hello from i = %i\n", i);
};
int main(int argc, char* argv[]) {
    Kokkos::initialize(argc, argv);
    Kokkos::parallel_for("HelloWorld", 8, functor());
    Kokkos::finalize();
```

#### Output

```
Hello from i = 0
Hello from i = 1
Hello from i = 2
Hello from i = 3
Hello from i = 4
Hello from i = 5
Hello from i = 6
Hello from i = 7
```



}

Programming GPUs CUDA C/C++

# **Preface: CPU**

A simple CPU program!

```
SAXPY: \vec{y} = a\vec{x} + \vec{y}, with single precision
Part of LAPACK BLAS Level 1
void saxpy(int n, float a, float * x, float * y) {
  for (int i = 0; i < n; i + +)
    v[i] = a * x[i] + v[i]:
}
int a = 42:
int n = 10:
float x[n], v[n];
// fill x, y
saxpy(n, a, x, y);
```



### **CUDA SAXPY**

#### With runtime-managed data transfers

```
global void saxpy cuda(int n, float a, float * x, float * y) {
 int i = blockIdx.x * blockDim.x + threadIdx.x;
 if (i < n)
   v[i] = a * x[i] + v[i]:
}
int a = 42:
int n = 10:
float x[n]. v[n]:
// fill x. v
cudaMallocManaged(&x, n * sizeof(float));
cudaMallocManaged(&y, n * sizeof(float));
saxpv cuda<<<2. 5>>>(n. a. x. v):
```

cudaDeviceSynchronize();



## **CUDA SAXPY**



In software: Threads, Blocks

Methods to exploit parallelism:



- Methods to exploit parallelism:
  - Thread



- Methods to exploit parallelism:
  - Threads





In software: Threads, Blocks

Methods to exploit parallelism:







- Methods to exploit parallelism:
  - Threads  $\rightarrow$  Block
  - Block





- Methods to exploit parallelism:
  - Threads  $\rightarrow$  Block
  - Blocks





- Methods to exploit parallelism:
  - Threads  $\rightarrow$  Block
  - $\blacksquare \quad \mathsf{Blocks} \to \mathsf{Grid}$




# **CUDA's Parallel Model**

In software: Threads, Blocks

- Methods to exploit parallelism:
  - Threads  $\rightarrow$  Block
  - $\blacksquare \quad \mathsf{Blocks} \to \mathsf{Grid}$
  - Threads & blocks in 3D





# **CUDA's Parallel Model**

In software: Threads, Blocks

- Methods to exploit parallelism:
  - Threads  $\rightarrow$  Block
  - $\blacksquare \quad \mathsf{Blocks} \to \mathsf{Grid}$
  - Threads & blocks in 3D
- Parallel function: kernel
  - \_\_global\_\_ kernel(int a, float \* b) { }
  - Access own ID by global variables threadIdx.x, blockIdx.y,...
- Execution entity: threads
  - Lightweight → fast switchting!
  - 1000s threads execute simultaneously  $\rightarrow$  order non-deterministic!





## **Kernel Functions**

- Kernel: Parallel GPU function
  - Executed by each thread
  - In parallel
  - Called from host or device



## **Kernel Functions**

- Kernel: Parallel GPU function
  - Executed by each thread
  - In parallel
  - Called from host or device
- All threads execute same code; but can take different paths in program flow (some penalty)



## **Kernel Functions**

- Kernel: Parallel GPU function
  - Executed by each thread
  - In parallel
  - Called from host or device
- All threads execute same code; but can take different paths in program flow (some penalty)
- Info about thread: local, global IDs

```
int currentThreadId = threadIdx.x;
float x = input[currentThreadId];
output[currentThreadId] = x*x;
```



### Recipe for C Function $\rightarrow$ CUDA Kernel

**Identify Loops** 

```
void scale(float scale, float * in, float * out, int N) {
   for (int i = 0; i < N; i++)
        out[i] = scale * in[i];
}</pre>
```



### Recipe for C Function $\rightarrow$ CUDA Kernel

**Identify Loops** 

```
void scale(float scale, float * in, float * out, int N) {
    for (
        int i = 0;
        i < N;
        i++
    )
        out[i] = scale * in[i];
}</pre>
```



Recipe for C Function  $\rightarrow$  CUDA Kernel

Identify Loops Extract Index

```
void scale(float scale, float * in, float * out, int N) {
    int i = 0;
    for (;
        i < N;
        i++
    )
        out[i] = scale * in[i];
}</pre>
```



### Recipe for C Function $\rightarrow$ CUDA Kernel

Identify Loops Extract Index Extract Termination Condition

```
void scale(float scale, float * in, float * out, int N) {
    int i = 0;
    for (;
        ;
        i++
    )
        if (i < N)
            out[i] = scale * in[i];
}</pre>
```



### Recipe for C Function $\rightarrow$ CUDA Kernel

Identify Loops Extract Index Extract Termination Condition Remove for

```
void scale(float scale, float * in, float * out, int N) {
    int i = 0;
```

```
if (i < N)
        out[i] = scale * in[i];</pre>
```



}

### Recipe for C Function $\rightarrow$ CUDA Kernel

Identify Loops Extract Index Extract Termination Condition Remove for Add global

```
__global__ void scale(float scale, float * in, float * out, int N) {
    int i = 0;
```

```
if (i < N)
        out[i] = scale * in[i];</pre>
```



}

### Recipe for C Function $\rightarrow$ CUDA Kernel

Identify Loops Extract Index Extract Termination Condition Remove for Add global
Replace i by threadIdx.x
\_\_global\_\_ void scale(float scale, float \* in, float \* out, int N) {
 int i = threadIdx.x;



### Recipe for C Function $\rightarrow$ CUDA Kernel





Summary

- C function with explicit loop void scale(float scale, float \* in, float \* out, int N) { for (int i = 0; i < N; i++) out[i] = scale \* in[i]; }
- CUDA kernel with implicit loop

```
__global__ void scale(float scale, float * in, float * out, int N) {
    int i = threadIdx.x + blockIdx.x * blockDim.x;
    if (i < N)
        out[i] = scale * in[i];
}</pre>
```



- Parallel threads of kernel launched with triple-chevron syntax
- Total number of threads, divided into
  - Number of blocks on the grid (gridDim)
  - Number of threads per block (blockDim)



- Parallel threads of kernel launched with triple-chevron syntax
- Total number of threads, divided into
  - Number of blocks on the grid (gridDim)
     Number of threads per block (blockDim)



- Parallel threads of kernel launched with triple-chevron syntax
- Total number of threads, divided into
  - Number of blocks on the grid (gridDim)
     Number of threads per block (blockDim)
- Call returns immediately: kernel launch is asynchronous!



- Parallel threads of kernel launched with triple-chevron syntax
- Total number of threads, divided into
  - Number of blocks on the grid (gridDim)
     Number of threads per block (blockDim)
- Call returns immediately: kernel launch is asynchronous!
- Example:

```
int nThreads = 32:
scale<<<N/nThreads. nThreads>>>(23. in. out. N)
```



### kernel<<<int gridDim, int blockDim>>>(...)

- Parallel threads of kernel launched with triple-chevron syntax
- Total number of threads, divided into
  - Number of blocks on the grid (gridDim)
     Number of threads per block (blockDim)
- Call returns immediately: kernel launch is asynchronous!
- Example:

```
int nThreads = 32:
scale<<<N/nThreads, nThreads>>>(23, in, out, N)
```

Possibility for too many threads: include termination condition into kernel!



# **Full Kernel Launch**

For Reference

kernel<<<dim3 gD, dim3 bD, size\_t shared, cudaStream\_t stream>>>(...)

2 additional, optional parameters



# **Full Kernel Launch**

For Reference

kernel<<<dim3 gD, dim3 bD, size\_t shared, cudaStream\_t stream>>>(...)

• 2 additional, optional parameters

shared Dynamic shared memory

- Small GPU memory space; share data in block (high bandwidth)
- Shared memory: allocate statically (compile time) or dynamically (run time)
- size\_t shared: bytes of shared memory allocated per block (in addition to static shared memory)



# **Full Kernel Launch**

For Reference

### kernel<<<dim3 gD, dim3 bD, size\_t shared, cudaStream\_t stream>>>(...)

- 2 additional, optional parameters
- shared Dynamic shared memory
  - Small GPU memory space; share data in block (high bandwidth)
  - Shared memory: allocate statically (compile time) or dynamically (run time)
  - size\_t shared: bytes of shared memory allocated per block (in addition to static shared memory)
- stream Associated CUDA stream
  - CUDA streams enable different channels of communication with GPU
  - Can overlap in some cases (communication, computation)
  - cudaStream\_t stream: ID of stream to use for this kernel launch



### Recipe for C Function $\rightarrow$ CUDA Kernel

Identify Loops

```
void scale(float scale, float * in, float * out, int N) {
   for (int i = 0; i < N; i++)
        out[i] = scale * in[i];
}</pre>
```



### Recipe for C Function $\rightarrow$ CUDA Kernel

Identify Loops

```
void scale(float scale, float * in, float * out, int N) {
    for (
        int i = 0;
        i < N;
        i++
    )
        out[i] = scale * in[i];
}</pre>
```



Recipe for C Function  $\rightarrow$  CUDA Kernel

Identify Loops Extract Index

```
void scale(float scale, float * in, float * out, int N) {
    int i = 0;
    for (;
        i < N;
        i++
    )
        out[i] = scale * in[i];
}</pre>
```



### Recipe for C Function $\rightarrow$ CUDA Kernel

Identify Loops Extract Index Extract Termination Condition

```
void scale(float scale, float * in, float * out, int N) {
    int i = 0;
    for (;
        ;
        i++
    )
        if (i < N)
            out[i] = scale * in[i];
}</pre>
```



### Recipe for C Function $\rightarrow$ CUDA Kernel

Identify Loops Extract Index Extract Termination Condition Remove for

```
void scale(float scale, float * in, float * out, int N) {
    int i = 0;
```

```
if (i < N)
        out[i] = scale * in[i];</pre>
```



}

### Recipe for C Function $\rightarrow$ CUDA Kernel

Identify Loops Extract Index Extract Termination Condition Remove for Add global

```
__global__ void scale(float scale, float * in, float * out, int N) {
    int i = 0;
```

```
if (i < N)
        out[i] = scale * in[i];</pre>
```



}

### Recipe for C Function $\rightarrow$ CUDA Kernel

Identify Loops Extract Index Extract Termination Condition Remove for Add global
Replace i by threadIdx.x
\_\_global\_\_ void scale(float scale, float \* in, float \* out, int N) {
 int i = threadIdx.x;



### Recipe for C Function $\rightarrow$ CUDA Kernel





Summary

- C function with explicit loop void scale(float scale, float \* in, float \* out, int N) { for (int i = 0; i < N; i++) out[i] = scale \* in[i]; }
- CUDA kernel with implicit loop

```
__global__ void scale(float scale, float * in, float * out, int N) {
    int i = threadIdx.x + blockIdx.x * blockDim.x;
    if (i < N)
        out[i] = scale * in[i];
}</pre>
```



Threads & blocks in 3D





- Threads & blocks in 3D
- Create 3D configurations with struct dim3



dim3 blockOrGridDim(size\_t dimX, size\_t dimY, size\_t dimZ)

Any unspecified component initialized to 1



- Threads & blocks in 3D
- Create 3D configurations with struct dim3



dim3 blockOrGridDim(size\_t dimX, size\_t dimY, size\_t dimZ)

Any unspecified component initialized to 1

Example:

dim3 blockDim(32, 32); dim3 gridDim = {1000, 100};



- Threads & blocks in 3D
- Create 3D configurations with struct dim3



dim3 blockOrGridDim(size\_t dimX, size\_t dimY, size\_t dimZ)

Any unspecified component initialized to 1

Example:

dim3 blockDim(32, 32); dim3 gridDim = {1000, 100};

Kernel call with dim3

kernel<<<dim3 gridDim, dim3 blockDim>>>(...)



### **Grid Sizes**

Block and grid sizes are hardware-dependent


Block

- Block and grid sizes are hardware-dependent
- For JSC GPUs: Tesla V100, A100, H100

• 
$$\vec{N}_{\text{Thread}} \leq (1024_{\text{x}}, 1024_{\text{y}}, 64_{\text{z}})$$

$$|\vec{N}_{\text{Thread}}| = N_{\text{Thread}} \leq 1024$$



Block

- Block and grid sizes are hardware-dependent
- For JSC GPUs: Tesla V100, A100, H100
  - $\vec{N}_{\text{Thread}} \leq (1024_{x}, 1024_{y}, 64_{z})$ 
    - $|\vec{N}_{\text{Thread}}| = N_{\text{Thread}} \le 1024$
  - Grid  $\vec{N}_{Blocks} \leq (2147483647_x, 65535_y, 65535_z) = (2^{31}, 2^{16}, 2^{16}) \vec{1}$



- Block and grid sizes are hardware-dependent
- For JSC GPUs: Tesla V100, A100, H100
  - Block  $\vec{N}_{\text{Thread}} \leq (1024_x, 1024_y, 64_z)$ 
    - $|\vec{N}_{\text{Thread}}| = N_{\text{Thread}} \leq 1024$
    - Grid  $\vec{N}_{Blocks} \le (2147483647_x, 65535_y, 65535_z) = (2^{31}, 2^{16}, 2^{16}) \vec{1}$
- Find out yourself: deviceQuery example from CUDA Samples



- Block and grid sizes are hardware-dependent
- For JSC GPUs: Tesla V100, A100, H100

Block 
$$\vec{N}_{\text{Thread}} \leq (1024_x, 1024_y, 64_z)$$

• 
$$|\vec{N}_{\text{Thread}}| = N_{\text{Thread}} \leq 1024$$

- Grid  $\vec{N}_{Blocks} \le (2147483647_x, 65535_y, 65535_z) = (2^{31}, 2^{16}, 2^{16}) \vec{1}$
- Find out yourself: deviceQuery example from CUDA Samples
- Workflow: Chose 128 or 256 as block dim; calculate grid dim from problem size int Nx = 1000, Ny = 1000; dim3 blockDim(16, 16); int gx = (Nx % blockDim.x == 0) Nx / blockDim.x : Nx / blockDim.x + 1; int gy = (Ny % blockDim.y == 0) Ny / blockDim.y : Ny / blockDim.y + 1; dim3 gridDim(gx, gy); kernel<<<gridDim, blockDim>>>();



#### **Hardware Threads**

#### Mapping Software Threads to Hardware



#### **GPU Memory**

- Data needs to reach the GPU; many ways to do so
- Progression

cudaMalloc() First: Manual transfers via dedicated API cudaMallocManaged() Then: Automated transfers via dedicated API malloc() Now: Automated transfers via usual API

- malloc() has some caveats (system support) → Full CUDA Unified Memory Support
- → CUDA documentation Unified Memory Programming



With Automated Transfers

Allocate memory to be used on GPU or CPU

```
cudaMallocManaged(T** ptr, size_t nBytes)
```

Data is copied to GPU or to CPU automatically (managed)



With Automated Transfers

Allocate memory to be used on GPU or CPU

```
cudaMallocManaged(T** ptr, size_t nBytes)
```

- Data is copied to GPU or to CPU automatically (managed)
- Example:

```
float * a;
int N = 2048;
cudaMallocManaged(&a, N * sizeof(float));
```



With Automated Transfers

Allocate memory to be used on GPU or CPU

```
cudaMallocManaged(T** ptr, size_t nBytes)
```

- Data is copied to GPU or to CPU automatically (managed)
- Example:

```
float * a;
int N = 2048;
cudaMallocManaged(&a, N * sizeof(float));
```

Free device memory

```
cudaFree(void* ptr)
```



#### With Manual Transfers

Allocate memory to be used on GPU

```
cudaMalloc(T** ptr, size_t nBytes)
```

#### With Manual Transfers

Allocate memory to be used on GPU

```
cudaMalloc(T** ptr, size_t nBytes)
```

• Copy data between host  $\leftrightarrow$  device

cudaMemcpy(void\* dst, void\* src, size\_t nByte, enum cudaMemcpyKind dir)

#### With Manual Transfers

Allocate memory to be used on GPU

```
cudaMalloc(T** ptr, size_t nBytes)
```

• Copy data between host  $\leftrightarrow$  device

cudaMemcpy(void\* dst, void\* src, size\_t nByte, enum cudaMemcpyKind dir)

Example:

```
float * a, * a_d;
int N = 2048;
// fill a
cudaMalloc(&a_d, N * sizeof(float));
cudaMemcpy(a_d, a, N * sizeof(float), cudaMemcpyHostToDevice);
kernel<<<1,1>>>(a_d, N);
cudaMemcpy(a , a_d, N * sizeof(float), cudaMemcpyDeviceToHost);
Member of the Helmholtz Association
```

### Manual Memory vs. Unified Memory

```
void sortfile(FILE *fp, int N) {
                                                           void sortfile(FILE *fp, int N) {
    char *data:
                                                                char *data:
    char *data d;
    data = (char *)malloc(N):
                                                                cudaMallocManaged(&data, N);
    cudaMalloc(&data d, N);
    fread(data, 1, N, fp);
                                                                fread(data, 1, N, fp);
    cudaMemcpv(data d. data. N. cudaMemcpvHostToDevice);
    kernel<<<...>>>(data. N):
                                                                kernel<<<...>>>(data. N):
                                                                cudaDeviceSvnchronize():
    cudaMemcpv(data. data d. N. cudaMemcpvDeviceToHost):
    host func(data)
                                                                host func(data):
    cudaFree(data_d); free(data);
                                                                cudaFree(data):
```







- Open fresh shell for today (reservation)
- Call jsc-material-sync (pull in recent changes)
- See \$HOME/natESM/GPU-Course/CUDA
- Read instructions!
- Solutions given; you tinker as long as you want, then ask or check solutions
- Timeline
  - CUDA until coffee break; solutions after break
  - OpenACC until lunch, solutions before/after?
  - Kokkos in afternoon



### Jacobi Solver

Algorithmic description

- Example for acceleration: Jacobi solver
- Iterative solver, converges to correct value
- Each iteration step: compute average of neighboring points
- Example: 2D Poisson equation:  $\nabla^2 A(x, y) = B(x, y)$



$$A_{k+1}(i,j) = -\frac{1}{4} \left( B(i,j) - (A_k(i-1,j) + A_k(i,j+1), +A_k(i+1,j) + A_k(i,j-1)) \right)$$



## **GPU Programming**

- Many ways of doing it!
- CUDA: Native programming model
- OpenACC: High-level abstraction, with some portability; simple
- Kokkos: Dedicated programming model, performance-portability, C++
- Pick your poison!



# Appendix

Appendix Glossary References



### **Glossary** I

- CUDA Computing platform for GPUs from NVIDIA. Provides, among others, CUDA C/C++. 2, 48, 62, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 92, 93, 94, 108, 109, 110, 111, 112, 128
- NVIDIA US technology company creating GPUs. 18, 19, 20, 128, 129, 130
- NVLink NVIDIA's communication protocol connecting CPU  $\leftrightarrow$  GPU and GPU  $\leftrightarrow$  GPU with high bandwidth. 130
- OpenACC Directive-based programming, primarily for many-core machines. 48, 50, 51, 52, 53, 54, 55, 56, 57
  - OpenCL The Open Computing Language. Framework for writing code for heterogeneous architectures (CPU, GPU, DSP, FPGA). The alternative to CUDA. 48



#### **Glossary II**

OpenMP Directive-based programming, primarily for multi-threaded machines. 48, 50, 51, 52, 53, 56, 57

- SAXPY Single-precision  $A \times X + Y$ . A simple code example of scaling a vector and adding an offset. 63, 64, 65
- Tesla The GPU product line for general purpose computing computing of NVIDIA. 108, 109, 110, 111, 112
- Thrust A parallel algorithms library for (among others) GPUs. See https://thrust.github.io/.48



## **Glossary III**

- V100 A large GPU with the Volta architecture from NVIDIA. It employs NVLink 2 as its interconnect and has fast *HBM2* memory. Additionally, it features *Tensorcores* for Deep Learning and Independent Thread Scheduling. 108, 109, 110, 111, 112
- Volta GPU architecture from NVIDIA (announced 2017). 130
- CPU Central Processing Unit. 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 53, 63, 115, 116, 117, 128
- GPU Graphics Processing Unit. 2, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 25, 28, 29, 30, 31, 32, 42, 49, 50, 51, 52, 53, 58, 62, 65, 75, 76, 77, 92, 93, 94, 108, 109, 110, 111, 112, 115, 116, 117, 118, 119, 120, 128, 129, 130

SIMD Single Instruction, Multiple Data. 11, 12, 13, 14, 15, 16, 17, 18, 19, 20



#### **Glossary IV**

- SIMT Single Instruction, Multiple Threads. 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20
  - SM Streaming Multiprocessor. 11, 12, 13, 14, 15, 16, 17, 18, 19, 20
- SMT Simultaneous Multithreading. 11, 12, 13, 14, 15, 16, 17, 18, 19, 20



#### **References I**



#### **References: Images, Graphics I**

