

Deeper dive into GPUs, debugging and profiling with NVIDIA tools

Dr. Dmitry Alexeev, NVIDIA

07/2024





Why the GPUs are the way they are?




• A CPU (core) wants to execute a **stream** of instructions as fast as possible (think IPC)

- Every instruction takes a few cycles, 5-50-500 or more
- How can we reduce the latency?
 - Pipelining!
- But what if pipelining is not possible?
 - Instructions with too much latency (memory accesses) => cache
 - Data dependency => out-of-order execution
 - Branching => speculative execution and branch predictions
 - etc. etc. etc
- Now the CPU core has a very large **frontend**, and can execute instructions very very fast
- What else do we need?

First the CPUs


Instruction	1
Fetch	
Decode	
Execute	
Write	
Clock	1
Instruction	1
Instruction Fetch	1
	1
Fetch	1
Fetch Decode	1






- Can we somehow save transistors on the **frontend** and use them instead for the **backend**?
- Yes! But only for certain tasks
- The GPU assumes that the running task has a lot of data parallelism, i.e., very many items that can be processed *almost* independently
- But if we just multiply a CPU core and make each one process its own elements, we'll still need a wide frontend to reduce latency
- Instead, we'll use oversubscription

Now the GPUs




PCI Express 5.0 Host Interface						
GPC		aThread Engine with N	IIG Control		GPC	
TPC TPC TPC TPC TPC TPC TPC NU MI MI MI MI MI MI MI NU MI MI MI MI MI MI MI MI NU MI MI MI MI MI MI MI MI NU MI MI MI MI MI MI MI MI NU MI MI MI MI MI MI MI MI NU MI MI MI MI MI MI MI MI NU MI MI MI MI MI MI MI MI NU MI MI MI MI MI MI MI MI NU MI NU MI MI	THC	C TPC TPC	THC	TPC TPC TPC TPC MM	TPC	IIII
L2 Cache		÷		L2 C	ache	
			SM SM SM SM SM THC		SM S	
t i ti ti ti Link NVLink NVLink NVLink	14 14 14 NVLink NVLink NVLink	11. 1	4 44	ti ti ti ti NVLink NVLink NVL		∎¥ NVLink

SM					
L1 Instruction Cache					
L0 Instruction C	ache	L0 Instruction Cache			
Warp Scheduler (32 t	hread/clk)	Warp Scheduler (32 thread/clk)			
Dispatch Unit (32 th		Dispatch Unit (32 thread/clk)			
Register File (16,384		Register File (16,384 x 32-bit)			
INT32 FP32 FP32 FP64		INT32 FP32 FP32 FP64			
INT32 FP32 FP32 FP64		INT32 FP32 FP32 FP64			
INT32 FP32 FP32 FP64		INT32 FP32 FP32 FP64			
INT32 FP32 FP32 FP64		INT32 FP32 FP32 FP64			
INT32 FP32 FP32 FP64		INT32 FP32 FP32 FP64			
INT32 FP32 FP32 FP64 INT32 FP32 FP32 FP64		INT32 FP32 FP32 FP64 INT32 FP32 FP32 FP64			
INT32 FP32 FP32 FP64	TENSOR CORE	INT32 FP32 FP32 FP64	TENSOR CORE		
INT32 FP32 FP32 FP64	4 th GENERATION	INT32 FP32 FP32 FP64	4 th GENERATION		
INT32 FP32 FP32 FP64	4 GENERATION	INT32 FP32 FP32 FP64	4 GENERATION		
INT32 FP32 FP32 FP64		INT32 FP32 FP32 FP64			
INT32 FP32 FP32 FP64		INT32 FP32 FP32 FP64			
INT32 FP32 FP32 FP64		INT32 FP32 FP32 FP64			
INT32 FP32 FP32 FP64		INT32 FP32 FP32 FP64			
INT32 FP32 FP32 FP64		INT32 FP32 FP32 FP64			
INT32 FP32 FP32 FP64		INT32 FP32 FP32 FP64			
LD/ LD/ LD/ LD/ LD/ LD/ ST ST ST ST ST ST	LD/ LD/ ST ST SFU		LD/ LD/ LD/ ST ST ST SFU		
L0 Instruction C		L0 Instructio			
Warp Scheduler (32 t	hread/clk)	Warp Scheduler (32 thread/clk)		
Dispatch Unit (32 th	read/clk)	Dispatch Unit (3	2 thread/clk)		
Register File (16,384	4 x 32-bit)	Register File (16	,384 x 32-bit)		
INT32 FP32 FP32 FP64		INT32 FP32 FP32 FP64			
INT32 FP32 FP32 FP64		INT32 FP32 FP32 FP64			
INT32 FP32 FP32 FP64		INT32 FP32 FP32 FP64			
INT32 FP32 FP32 FP64		INT32 FP32 FP32 FP64			
INT32 FP32 FP32 FP64		INT32 FP32 FP32 FP64			
INT32 FP32 FP32 FP64 INT32 FP32 FP32 FP64		INT32 FP32 FP32 FP64 INT32 FP32 FP32 FP64			
INT32 FP32 FP32 FP64	TENSOR CORE	INT32 FP32 FP32 FP64	TENSOR CORE		
INT32 FP32 FP32 FP64	4 th GENERATION	INT32 FP32 FP32 FP64	4 th GENERATION		
INT32 FP32 FP32 FP64		INT32 FP32 FP32 FP64			
INT32 FP32 FP32 FP64		INT32 FP32 FP32 FP64			
INT32 FP32 FP32 FP64		INT32 FP32 FP32 FP64			
INT32 FP32 FP32 FP64		INT32 FP32 FP32 FP64			
INT32 FP32 FP32 FP64 INT32 FP32 FP32 FP64		INT32 FP32 FP32 FP64 INT32 FP32 FP32 FP64			
INT32 FP32 FP32 FP64		INT32 FP32 FP32 FP64			
		Conserved Department I will be an investment of the server served of the			
ST ST ST ST ST ST	ST ST SFU		ST ST ST SFU		
Tensor Memory Accelerator					
256 KB L1 Data Cache / Shared Memory					
Tex	Tex	Tex	Tex		





- These resources are limited, hence **occupancy**




Now the GPUs Oversubscription

• The idea is that we additionally assume that there are much more independent items than the hardware execution units • Therefore, the execution units can switch between the different items in case of stalls • Fast switching means that HW needs to store the state of each item it works on in fast memory: registers and cache









- oversubscription

- unit to enable fast context switching

Now the GPUs SMs

• Streaming multiprocessor is like a "core" of the GPU, and it implements the idea of

• No OOO execution or branch prediction, frontend is very simple and predictable

• To save more frontend space: 1 instruction per 32 data elements, or threads. This is what's called a warp and the concept is similar to CPU SIMD instructions, however, more flexible • We need quite a few registers and cache, or shared memory, per each backend execution


• Added benefit: warps that reside on the same SM are physically close to each other and can synchronize/communicate quickly. This is exposed in CUDA as thread blocks

 Modern GPUs have more complexity with SM clusters, tensor cores connected to multiple SMs, separate instruction pointer per thread, etc. I only touched the basics!

INT32 FP32 FP64 INT32			L1 Instruc	tion Cache		
Warp Scheduler (32 thread/clk) Dispatch Unit (32 thread/clk) Dispatch Unit (32 thread/clk) NT32 FP32 FP64 NT32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	LO	Instruction C	ache) Instruction C	ache
Dispatch Unit (32 thread/clk) Dispatch Unit (32 thread/clk) N132 FP32 FP32 FP32 FP32 FP32 FP33 FP64 N132 FP32 FP32 FP34 FP64 IN132 FP32 FP33 FP64 N132 FP32 FP32 FP34 FP64 IN132 FP32 FP33 FP64 N132 FP32 FP32 FP34 FP64 IN132 FP32 FP32 FP34 FP64 N132 FP32 FP32 FP34 IN132 FP32 FP34 FP64 IN132 FP32 FP32 FP64 IN132 FP32 FP33 FP64 IN132 FP32 FP33 FP64 IN132 FP32 FP33 FP64 IN132 FP32 FP33 FP64 IN133 FP32 FP33 FP64 IN133 FP32 FP33 FP64 IN133 FP32 FP33 FP64 IN133 FP33 FP64 IN133 FP33 FP64 IN133						
21 FP32 FP64 22 FP32 FP32 FP64 23 FP32 FP32 FP64 24 FP32 FP32 FP64 25 FP32 FP32 FP64 26 FP32 FP32 FP64 27 FP32 FP32 FP64 27 FP32 FP32 FP64 27 FP32 FP32 FP64 28 FP32 FP32 FP64 29 FP32 FP32 FP64 20 FP32 FP32 FP64 <t< td=""><td></td><td></td><td></td><td></td><td></td><td>_</td></t<>						_
NT32 FP32 FP64 NT32 FP32 FP32 FP64 </td <td>Registe</td> <td>r File (16,384</td> <td>4 x 32-bit)</td> <td>Regist</td> <td>er File (16,384</td> <td>4 x 3</td>	Registe	r File (16,384	4 x 32-bit)	Regist	er File (16,384	4 x 3
NT32 FP32 FP32 FP64 NT33 FP32 FP32 FP64 NT32 FP32 FP32 FP64 NT32 FP32 FP32 FP64 NT33 FP32 FP32 FP64 NT33 FP32 FP32 FP64 NT33 FP32 FP32 FP64 NT332 FP32	PERMANANTAL INTERVIENTIAL INTERVIENTIAL	FP64		Reported to the second se	FP64	1
NT32 FP32 FP32 FP64 NT33 FP32						
INT32 FP32 FP64 INT32 FP32 FP32 INT32 FP32 FP34 INT32 FP32 FP32 INT32 FP32 FP34 INT32 FP32 FP32 INT32		and the second se		spreadeness are to be address to be	and the second se	
NT32 FP32 FP64 NT32 FP32	And the second s					
INT32 FP32 FP32 FP44 INT32 FP32 FP32 FP44 INT32 FP32 FP32 FP44 INT32 FP32 FP44 INT32 FP32 FP44 INT32 FP32 FP44 INT32 FP32 FP44 INT32 FP32 FP32 FP44 INT32 FP32 FP44 INT32 FP32 FP32 FP44 INT32 INT32 FP32 FP44 INT32 FP						
INT32 FP32 FP32 FP64 TENSOR CORE INT32 FP32 FP32 FP64 4" GENERATION INT32 FP32 FP32 FP64 INT32 FP32 FP64 4" GENERATION INT32 FP32 FP32 FP64 4" GENERATION INT32 FP32 FP64 4" GENERATION INT32 FP32 FP32 FP64 4" GENERATION INT32 FP32 FP64 4" GENERATION INT32 FP32 FP32 FP64 INT32 FP32 FP64 4" GENERATION INT32 FP32 FP64 INT32 FP32 FP64 1" GENERATION 1" GENE	statements and the statement of the statements of the			and the second division of the second divisio		
INT32 FP32 FP34 4 th GENERATION INT32 FP32 FP32 FP64 4 th GENERATION INT32 FP32 FP32 FP64 4 th GENERATION INT32 FP32 FP32 FP64 1 th T132 FP32 FP32 FP64 INT32 FP32 FP64 1 th GENERATION 1 th T132 FP32 FP32 FP64 INT32 FP32 FP32 FP64 1 th T132 FP32 FP64 1 th T132 FP32 FP32 FP64 INT32 FP32 FP32 FP64 1 th T132 FP32 FP64 1 th T132 FP32 FP32 FP64 INT32 FP32 FP32 FP64 1 th T132 FP32 FP32 FP64 INT32 FP32 FP32 FP64 1 th T132 FP32 FP32 FP64 INT32 FP32 FP32 FP64 1 th T132 FP32 FP32 FP64 INT32 FP32 FP32 FP64 1 th T132 FP32 FP32 FP64 INT32 </td <td>Contraction of the local division of the loc</td> <td></td> <td>TENSOR CORE</td> <td></td> <td></td> <td></td>	Contraction of the local division of the loc		TENSOR CORE			
INT32 FP32 FP34 FP32 FP32 FP34 FP32 FP32 FP34 FP32 FP32 FP32 FP34 FP32 FP32 FP32 FP32 FP34 FP32 FP32 FP32 FP34 FP32 FP32 FP34 FP32 FP32 FP34 FP32 FP32 FP32 FP34 FP34 FP32 FP34 FP32 FP34 FP34 FP32 FP34 FP34 FP32 FP34 FP34 FP34 FP32 FP34	CONTRACTOR CONTRACTOR					4
INT32 FP32 FP32 FP64 INT32 FP32 FP64 INT32 FP32 INT32 FP32 FP64 INT32 FP32 FP64 INT32 FP32	Territorial and the second sec				and the second se	
INT32 FP32 FP32 FP64 INT32 FP32 FP32 FP32 INT32 FP32 FP32 FP34 INT32 FP32 FP34 INT32 INT32 FP32 FP32 FP64 INT32	Contraction of the second seco	11 C 7 NO 1		INT32 FP32 FP32	The second se	
INT32 FP32 FP44 INT32 FP32 FP44 INT32 FP32 FP32 FP44 INT32 FP32 FP32 FP44 INT32 FP32 FP32 FP44 INT32 FP32 FP32 FP44 INT32 FP32 FP32 FP44 ThS32 FP32 FP32 FP44 INT32 FP32 FP32 FP44 INT32 FP32 FP32 FP44 <td></td> <td>FP64</td> <td></td> <td>and a second sec</td> <td>FP64</td> <td></td>		FP64		and a second sec	FP64	
INT32 FP32 FP64 LD' LO' <		The second se		CONTRACTOR CONTRACTOR CONTRACTOR	and the second se	
INT32 FP32 FP64 LD LD' LD' <t< td=""><td>Contraction of the second seco</td><td></td><td></td><td></td><td></td><td></td></t<>	Contraction of the second seco					
Loy Loy <thloy< th=""> <thloy< th=""> <thloy< th=""></thloy<></thloy<></thloy<>	ECONFERENCE ENGLISHED			This resident Directory	And the second se	
st st <th< th=""><th></th><th></th><th></th><th></th><th>NAME INCOMENTATION OF TAXABLE</th><th>1</th></th<>					NAME INCOMENTATION OF TAXABLE	1
Warp Scheduler (32 thread/clk) Warp Scheduler (32 thread/clk) Dispatch Unit (32 thread/clk) Dispatch Unit (32 thread/clk) INT32 FP32 FP32 FP64 INT32 FP32 FP64 INT32 FP32 FP64 INT32 FP32 FP32 FP32 FP64 INT32 FP32 FP32 FP64 INT32 FP32 FP32 FP64 TENSOR CORE INT32 FP32 FP32 FP64 INT32 FP32 FP32 FP64 INT32 FP32 FP32 FP64 INT32 FP32 FP32 FP64 INT32 FP32 FP32 FP64 INT32 FP32 FP32 FP64 INT32 FP32 FP32 FP64 INT32 FP32				20283 (2010) 20002 E000		SI
Warp Scheduler (32 thread/clk) Warp Scheduler (32 thread/clk) Dispatch Unit (32 thread/clk) Dispatch Unit (32 thread/clk) Register File (16,384 x 32-bit) Register File (16,384 x 32-bit) INT32 FP32 FP32 FP64 INT32 FP32 FP64 INT32 FP32 FP64 INT32 FP32 FP64 TENSOR CORE INT32 FP32 FP32 FP64 INT32 FP32 FP32 FP64 TENSOR CORE INT32 FP32 FP32 FP64 INT32 FP32 FP32 FP64 TENSOR CORE INT32 FP32 FP32 FP64 INT32 FP32 FP32 FP64 TENSOR CORE INT32 FP32 FP32 FP64 INT32 FP32 FP32 FP64 INT32 FP32 FP32 FP64 INT32 FP32 FP32 FP64 INT32 FP32 FP32 FP64 INT32 FP32 FP32 FP64 INT32 FP32 FP32 <th>5. Contraction of the second se</th> <th></th> <th></th> <th></th> <th></th> <th></th>	5. Contraction of the second se					
Dispatch Unit (32 thread/clk) Dispatch Unit (32 thread/clk) NT32 FP32 FP32 FP64 INT32 FP32 FP64 INT32 FP32 FP64 INT32 FP32 FP32 FP64 INT32 FP32 FP32 FP64 INT32 FP32 FP32 <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>						
Register File (16,384 x 32-bit) INT32 FP32 FP64 INT32 FP32 FP32 FP64 INT32 FP32 FP32 FP64 INT32 FP32 FP32 FP64 INT32 FP32 FP64 INT32 FP32 FP64 INT32 FP32 FP32 FP64 INT32 FP32 FP32 FP64 INT32 FP32 FP32 FP64 TENSOR CORE INT32 FP32 FP32 FP64 INT32 FP32 FP32 FP64 FP64 INT32 FP32 FP32 FP64 INT32 FP32 FP32 FP64 FP64 INT32 FP32 FP34 FP64 INT32 FP32 FP32 FP64 INT32 FP32 FP32 FP64 INT32 FP32 FP32 FP64 INT32 FP32 FP32 FP64 INT32 FP32 FP32 FP32 FP32 FP64 INT32 FP32 FP32 FP64 INT32<				Warp S	icheduler (32 t	hrea
INT32 FP32 FP64 INT32	Dispate	ch Unit (32 th			CARE AN END OF A REAL PROPERTY OF A	
INT32 FP32 FP44 INT32 FP32 FP32 FP64 INT32 FP32 FP32 FP64 INT32 FP32 FP32 FP64 INT32 FP32 FP32 FP64 INT32 FP32 FP64 FP64 INT32 FP32 FP64 FP64 INT32 FP32 FP64 FP64 INT32 FP32 FP64 FP32 FP64 INT32 FP32 FP64 FP64 FP32 FP64 INT32 FP32 FP64 FP64 FP64 FP64 FP64 INT32 FP32 FP64 FP32 FP64 FP32 FP32 FP32 FP64			read/clk)	Dispa	tch Unit (32 th	
INT32 FP32 FP64 INT32	Registe	r File (16,384				read
INT32 FP32 FP64 INT32 FP32 FP32 INT32 FP32 FP32 INT32 FP32 FP32 INT32	INT32 FP32 FP32	FP64		Registe	er File (16,384 FP64	rea
INT32 FP32 FP32 FP64 INT32 FP32 FP32 FP64 INT32 FP32 FP32 FP64 INT32 FP32 FP32 FP64 INT32 FP32 FP64 FP32 FP32 FP64 INT32 FP32 FP64 FP64 FP32 FP32 FP64 INT32 FP32 FP32 FP64 FP64 FP32 FP32 FP64 INT32 FP32 FP32 FP64 FP64 FP32 FP32 FP64 INT32 FP32 FP32 FP64 FP32 FP32 FP64 INT32 FP32 FP32 FP64 INT32 FP32 FP32 FP64 INT32 FP32 FP32 FP32	INT32 FP32 FP32 INT32 FP32 FP32	FP64 FP64		Register INT32 FP32 FP32 INT32 FP32 FP32	er File (16,384 FP64 FP64	read
INT32 FP32 FP64 INT32	INT32 FP32 FP32 INT32 FP32 FP32 INT32 FP32 FP32	FP64 FP64 FP64		Register INT32 FP32 FP32 INT32 FP32 FP32 INT32 FP32 FP32	er File (16,384 FP64 FP64 FP64	read
INT32 FP32 FP32 FP64 INT32 FP32 FP64 INT32 FP32 FP64 INT32 FP32 FP64 INT32 FP32 FP64 INT32 FP32 FP32 FP64 INT32 FP32 FP64 INT32 FP32 FP32 FP64 INT32 FP32 FP64 INT32 FP32 FP32 FP64 INT32 INT32 <td>INT32 FP32 FP32 INT32 FP32 FP32 INT32 FP32 FP32 INT32 FP32 FP32 INT32 FP32 FP32</td> <td>FP64 FP64 FP64 FP64</td> <td></td> <td>Registo INT32 FP32 FP32 INT32 FP32 FP32 INT32 FP32 FP32 INT32 FP32 FP32 INT32 FP32 FP32</td> <td>er File (16,384 FP64 FP64 FP64 FP64 FP64</td> <td>read</td>	INT32 FP32 FP32 INT32 FP32 FP32 INT32 FP32 FP32 INT32 FP32 FP32 INT32 FP32 FP32	FP64 FP64 FP64 FP64		Registo INT32 FP32 FP32 INT32 FP32 FP32 INT32 FP32 FP32 INT32 FP32 FP32 INT32 FP32 FP32	er File (16,384 FP64 FP64 FP64 FP64 FP64	read
INT32 FP32 FP64 4 th GENERATION INT32 FP32 FP32 FP64 INT32 INT32 <t< td=""><td>INT32 FP32 FP32 INT32 FP32 FP32</td><td>FP64 FP64 FP64 FP64 FP64</td><td></td><td>Registo INT32 FP32 FP32 INT32 FP32 FP32 INT32 FP32 FP32 INT32 FP32 FP32 INT32 FP32 FP32 INT32 FP32 FP32</td><td>er File (16,384 FP64 FP64 FP64 FP64 FP64</td><td>read</td></t<>	INT32 FP32 FP32	FP64 FP64 FP64 FP64 FP64		Registo INT32 FP32 FP32 INT32 FP32 FP32 INT32 FP32 FP32 INT32 FP32 FP32 INT32 FP32 FP32 INT32 FP32 FP32	er File (16,384 FP64 FP64 FP64 FP64 FP64	read
INT32 FP32 FP32 FP64 INT32 FT32 FT32 FP64 INT32	INT32 FP32 FP32	FP64 FP64 FP64 FP64 FP64 FP64	4 x 32-bit)	Registo INT32 FP32 FP32 INT32 FP32 FP32 INT32 FP32 FP32 INT32 FP32 FP32 INT32 FP32 FP32 INT32 FP32 FP32 INT32 FP32 FP32	er File (16,384 FP64 FP64 FP64 FP64 FP64 FP64 FP64	read
INT32 FP32 FP64 INT32 FT32 FP64 INT32	INT32 FP32 FP32	FP64 FP64 FP64 FP64 FP64 FP64 FP64	4 x 32-bit)	INT32 FP32 FP32	er File (16,384 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP6	read 4 x i
INT32 FP32 FP32 FP64 INT32 FP32 FP32 FP64 INT32 FP32 FP64 INT32 FP32 FP64 INT32 FP32 FP32 FP64 INT32 FP32 FP64 INT32 FP32 FP32 FP64 INT32 FP32 FP32 FP64 INT32 FP32 FP32 FP64 INT32 FP32 FP64 INT32 FP32 FP32 FP64 INT32 FP32 FP64 INT32 FP32 FP32 FP64 INT32 FP32 FP64 INT32 FT32 FP32 FP64 INT32 FT32 FP64 INT32 ST	INT32 FP32 FP32	FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	4 x 32-bit) TENSOR CORE	INT32 FP32 FP32	er File (16,384 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP6	real 4 x
INT32 FP32 FP64 INT32 FP32 FP32 FP64 INT32 FT32 FP32 FP64 INT32 FT32 FT32 FP64 INT32 FT32 FT32 FP64 INT32 FT32 FT32 FP64 INT32 FT32 ST ST ST ST ST ST ST INT32 FT32 ST ST ST ST <t< td=""><td>INT32 FP32 FP32 INT32 FP32 FP32</td><td>FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64</td><td>4 x 32-bit) TENSOR CORE</td><td>INT32 FP32 FP32 INT32 FP32 FP32</td><td>er File (16,384 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP6</td><td>read 4 x</td></t<>	INT32 FP32 FP32	FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	4 x 32-bit) TENSOR CORE	INT32 FP32 FP32	er File (16,384 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP6	read 4 x
INT32 FP32 FP32 FP64 INT32 FT32 FT32 FP64 INT32 FT32 FT32 FP64 INT32 FT32 FT32 FP64 INT32 FT32 FT32 FT64 INT32 FT32 FT32 FT64 INT32 FT32 FT32 FT64 INT32 FT32 FT32 FT64 INT32 FT32 FT32 FT32 INT32 FT32 FT32 FT32 INT32	INT32 FP32 FP32	FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	4 x 32-bit) TENSOR CORE	INT32 FP32 FP32	er File (16,384 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP6	rea 4 x
INT32 FP32 FP32 FP32 FP64 INT32 FP32 FP32 FP32 FP64 LD/ LD/ LD/ LD/ LD/ LD/ LD/ LD/ ST	INT32 FP32 FP32	FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	4 x 32-bit) TENSOR CORE	INT32 FP32 FP32 INT32 FP32	er File (16,384 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP6	rea 4 x
INT32 FP32 FP32 FP64 LD/ LD/ LD/ LD/ LD/ LD/ LD/ LD/ ST	INT32 FP32 FP32	FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	4 x 32-bit) TENSOR CORE	INT32 FP32 FP32 INT32 FP32	er File (16,384 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP6	read 4 x
LD/ ST ST ST LD/ ST ST	INT32 FP32 FP32 INT32	FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	4 x 32-bit) TENSOR CORE	INT32 FP32 FP32 INT32 FP32	er File (16,384 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP6	read 4 x i
ST <	INT32 FP32 FP32 INT32	FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	4 x 32-bit) TENSOR CORE	INT32 FP32 FP32 INT32 FP32	er File (16,384 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP6	read 4 x i
256 KB L1 Data Cache / Shared Memory	INT32 FP32 FP32 INT32	FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	4 x 32-bit) TENSOR CORE 4 th GENERATION	INT32 FP32 FP32 INT32 FP32	er File (16,384 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP6	read 4 x 1 4 ¹
	INT32 FP32 FP32 INT32	FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	4 x 32-bit) TENSOR CORE 4 th GENERATION	Regist INT32 FP32 FP32 IN	er File (16,384 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP6	real 4 x 4
	INT32 FP32 FP32 INT32	FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	4 x 32-bit) TENSOR CORE 4 th GENERATION	Regist INT32 FP32 FP32 IN	er File (16,384 FP64 F	read 4 x 4
	INT32 FP32 FP32 INT32	FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	4 x 32-bit) TENSOR CORE 4 th GENERATION	Regist INT32 FP32 FP32 IN	er File (16,384 FP64 F	read 4 x i




Hardware



Now the GPUs

Memory hierarchy, because DRAM latency and bandwidth are still not great



• Per-thread registers.

- Lowest possible latency.
- Per-thread local memory.
 - Private storage.
 - Backed up by **global** memory (hence the color).

Per-block shared memory.

- Visible by all threads in a block.
- Can be used to exchange data between threads in a thread block.
- Very fast access.
- Can serve as L1 cache.

• Global memory.

- Visible by all threads in a grid.
- Slowest access.
- Augmented by L2 shared across all SMs and per-SM L1






How to program the GPUs with OpenACC?





- There is **no silver bullet**! All codes, algorithms and patterns are different
- In many cases GPU optimizations may help CPU performance as well




OpenACC tips and tricks

• Data layout is the king, data access is the queen (or vise versa, both are equally important and need to match)

• Vector lanes (*threads* in CUDA) should read contiguous chunks of data. This is called **coalesced access**

rw_p(iCell,k-1))*alpha_tri(iCell,k)

rw_p(iCell,k) = rw_p(iCell,k) - gamma_tri(iCell,k)*rw_p(iCell,k+1)





- and vector clauses, should ideally be higher than 100'000 or so.
- possible
- interest is on the GPU
- compilers-user-guide/index.html#fn-inline-use
- However, local arrays in device functions are (currently) very inefficient!

do i=1, N result(i) = process(input(i)) end do

OpenACC tips and tricks

• Remember oversubscription: we want to expose as much parallelism as possible. Total number of loop iterations, parallelized with gang


• Data movements to and from the GPU could be costly and it's better to keep all the data and all the computations on the GPU whenever

• However, partially ported codes always have some copies, and typically you should only remove them once the whole code path of

• Nvidia HPC compiler has an info flag: -Minfo=accel or -Minfo=all. This output can be helpful: tells you which loops are parallelized, and which are not, if private variables end up in registers or shared memory, etc.

You can call functions and subroutines from ACC parallel regions. If such functions are in the same source file, performance should be good. If they are in another source file, consider using inlining and inline libraries: https://docs.nvidia.com/hpc-sdk/compilers/hpc-





ess(input)	
ss orary(global_size)	




```
!$ACC PARALLEL DEFAULT(NONE) ASYNC(1)
!$ACC LOOP GANG VECTOR
DO jk = 1, kbdim
  zwindspeed10m lnd(jk)
END DO
!$ACC END PARALLEL
```

```
!$ACC PARALLEL DEFAULT(NONE) ASYNC(1)
!$ACC LOOP GANG VECTOR
DO jl = jcs,kproma
 IF (rpds(jl) > 0.wp) THEN
   fract_par_diffuse(jl) = rpds_dif(jl) / rpds(jl)
  ELSE
    fract_par_diffuse(jl) = 0._wp
  END IF
END DO
!$ACC END PARALLEL
```

Avoid GPU kernel launch latency

OpenACC tips and tricks Loop fusion

= 0.8_wp * zwindspeed_lnd(jk)



DO jk = 1, kbdim END DO

```
!$ACC LOOP GANG(static:1) VECTOR
DO jl = jcs,kproma
 IF (rpds(jl) > 0._wp) THEN
   fract_par_diffuse(jl) = rpds_dif(jl) / rpds(jl)
  ELSE
    fract_par_diffuse(jl) = 0._wp
  END IF
END DO
!$ACC END PARALLEL
```

```
!$ACC PARALLEL DEFAULT(NONE) ASYNC(1)
!$ACC LOOP GANG(static:1) VECTOR
 zwindspeed10m_lnd(jk)
                           = 0.8_wp * zwindspeed_lnd(jk)
```






```
!$ACC PARALLEL DEFAULT(NONE) ASYNC(1)
!$ACC LOOP GANG VECTOR COLLAPSE(2)
DO jk = 1, nlev
  DO je = i_startidx, i_endidx
    nabv_tang = \dots
    nabv_norm = \dots
    z_nabla4_e2(je,jk) = 4._wp * (
      (nabv_norm - 2._wp*z_nabla2_e(je,jk,jb))
      *p_patch%edges%inv_vert_vert_length(je,jb)**2 +
      (nabv_tang - 2._wp*z_nabla2_e(je,jk,jb))
      *p_patch%edges%inv_primal_edge_length(je,jb)**2 )
  ENDDO
ENDDO
!$ACC END PARALLEL
!$ACC PARALLEL DEFAULT(NONE) ASYNC(1)
!$ACC LOOP GANG VECTOR COLLAPSE(2)
DO jk = 1, nlev
  DO je = i_startidx, i_endidx
    p_nh_prog%vn(je,jk,jb) = p_nh_prog%vn(je,jk,jb) +
      p_patch%edges%area_edge(je,jb) *
      (MAX(nudgezone_diff*p_int%nudgecoeff_e(je,jb),REAL(kh_smag_e(je,jk,jb),wp))* &
      z_nabla2_e(je,jk,jb) - diff_multfac_vn(jk) * z_nabla4_e2(je,jk) *
      p_patch%edges%area_edge(je,jb))
  ENDDO
END
!$ACC END PARALLEL
```

Promote data reuse between the loops


OpenACC tips and tricks Loop fusion



```
!$ACC PARALLEL DEFAULT(NONE) ASYNC(1) IF( i_am_accel_node .AND. acc_on )
!$ACC LOOP GANG(static:1) VECTOR COLLAPSE(2)
   z_nabla4_e2(je,jk) = 4._wp * (
                                                            &
     (nabv_norm - 2._wp*z_nabla2_e(je,jk,jb))
                                                            &
                                                            &
     *p_patch%edges%inv_vert_vert_length(je,jb)**2 +
      (nabv_tang - 2._wp*z_nabla2_e(je,jk,jb))
                                                            &
```

!\$ACC LOOP GANG(static:1) VECTOR COLLAPSE(2)

```
p_nh_prog%vn(je,jk,jb) = p_nh_prog%vn(je,jk,jb) +
 p patch%edges%area_edge(je,jb) *
  (MAX(nudgezone_diff*p_int%nudgecoeff_e(je,jb),REAL(kh_smag_e(je,jk,jb),wp))* &
  z_nabla2_e(je,jk,jb) - diff_multfac_vn(jk) (* z_nabla4_e2(je,jk)
 p patch%edges%area_edge(je,jb))
```





- Many possibilities to improve your performance even more
- Using TILE instead of collapse to group the iterations in a different way and improve caching
- Using STATIC:n for the GANG to make it process multiple loop iterations and increase ILP and caching
- CACHE directive may be useful, especially in conjunction with gang-private arrays and -gpu=safecache flag to make sure data ends up in fast shared memory
- -gpu=maxregcount:n would limit the number of registers of the GPU kernels and would improve occupancy
- CUDA graphs could be applied for some parts of the code to reduce latency between the kernels
- Atomic operations are quite efficient, but floating-point atomics break reproducibility (you may or may not really need it though)

OpenACC tips and tricks Advanced options

rnels and would improve occupancy ency between the kernels reproducibility (you may or may not




- -s unlimited
- and deallocations

Compiling the GPU code Useful compiler flags

• Try different optimization levels like -O2, -O3, -O4. Some kernels may be faster or slower with higher optimization • -Mstack_arrays would place all the automatic arrays on stack. You have to increase stack size limit before running, e.g.: ulimit

• -nvmalloc would use jemalloc library. Very helpful on Arm CPUs, might be helpful on x86 for the codes doing many allocation





NVIDIA HPC SDK

Available at developer.nvidia.com/hpc-sdk, on NGC, via Spack, preinstalled at CSCS

Develop for the NVIDIA Platform: GPU, CPU and Interconnect Libraries | Accelerated C++ and Fortran | Directives | CUDA x86_64 | Arm 6 Releases Per Year | Freely Available





How to debug and profile the GPUs?



- You can use print in the device code. This is all you need
- Honestly, print is really valuable when used properly:
 - Each thread can do a print. To avoid overwhelming output, only print the data from a few threads (use if conditions)
 - Keep in mind that the order of printed lines is not specified, especially when the line come from different thread blocks. Always add an ID that can correlate work with its output
 - print is slow and it may affect the execution flow. This may mask or exacerbate synchronization bugs
- compute-sanitizer is ideal to track illegal and uninitialized accesses and find race conditions. Similar to valgrind for the CPU.
 Compiling the code without OpenACC and with –Mbounds flag can catch the same errors, but not always
- cuda-gdb is helpful, especially when you know that a particular kernel is faulty and when you can run your application with a single rank (i.e., no MPI parallelization)

Debugging the GPU code

General considerations



when synchronization bug and race conditions are suspected

- NVCOMPILER_ACC_NOTIFY=N where N is binary combination of flags (use 31 for all the info): • 1: prints GPU kernel launches (parallel or kernels clauses)

 - 2: prints data transfers
 - 4: prints exit/entry of a data region
 - 8: prints info about wait clauses and synchronization
 - 16: prints allocations and deallocations
- NVCOMPILER_ACC_DEBUG=1: similar to NOTIFY=31, but more information. Useful to track memory issues, like when CPU memory is freed without freeing GPU memory
- NV_TERM=trace: if compiled with -traceback -gopt flags, will print backtrace on segmentation violations

Debugging the GPU code

Environment variables

• NVCOMPILER_ACC_SYNCHRONOUS=1: make all the GPU work synchronous with the host despite ASYNC clauses. Useful



- Nvidia compiler can compare the results, computed with OpenACC on the GPU with the CPU while running • This is called PCAST and can be used in a manual or automatic mode
- Automatic: add –gpu=autocompare flag and run
- For more details, see https://docs.nvidia.com/hpc-sdk/compilers/hpc-compilers-user-guide/index.html#pcast
- Automatic approach works well for small-ish and partially ported codes, may not be that great for large fully ported apps like the full ICON
- To bring CPU and GPU computations closer together, you can turn off FMA in both: -Mnofma and add –gpu=math_uniform flag to the GPU compilation

Debugging the GPU code PCAST





• There are two tools available: **Nsight Systems** and **Nsight Compute**

- Nsight Systems shows you an overview of the program as whole. It has a timeline with kernels running, API calls, CPU samples, etc. etc. Always start with Nsight Systems
- Nsight Compute is designed to help you optimize individual kernels. Can be a bit overwhelming, so go through On-Demand tutorials and demos
 - What I find very important is to check kernel memory traffic and FLOPs against expectations, probably roofline analysis
 - Then, warp stall reasons and occupancy calculator
 - And moreover, check the most sampled instructions in the Source tab
- Both tools are available in HPC SDK are require no special compilation. Reports can be viewed as text on the target machine or saved to a file. The file can be nicely visualized on your own laptop or desktop
- Nsight Systems example command: nsys profile -t openacc -o my_report ./app
- Nsight Compute example command: ncu --set full --import-source -o my_report ./app • Plenty of kernel filtering options, check the docs!

Profiling the GPUs




- see it later)
- This is called NVTX ranges: <u>https://docs.nvidia.com/nvtx/index.html</u>
- Easy basic usage in Fortran:

! main.f90
use nvtx
• • •
<pre>call nvtxStartRange(name) call do_stuff() call nvtxEndRange()</pre>

Profiling the GPUs NVTX

• You can manually annotate some parts of the code with simple markers which will show up in the Nsight Systems report (will



Makefile

```
# Compilation doesn't change
%.o: %.f90
  $(FC) -o $@ -c $(FCFLAGS) $<
```

Linking requires an extra flag app: **\$(**object_files) \$(LD) -o \$@ -c \$(LDFLAGS) -Invhpcwrapnvtx \$^



- workflow is actually not complex at all

The Tools GPU tools are good, use them!

• My main point: the tools are so easy to use, give them a try! Do not be afraid of complexity, the • Some of the tool reports could be hard to interpret, but it's still much better that no reports at all



Let's have a quick look at some profiles


Nsight Systems example

23



- Nsight Compute can be used to extract bandwidth achieved by each kernel
- Required to perform detailed analysis of kernels bottlenecks
- Can identify kernels that yield low memory throughput or low overall GPU load
- Analysis can be easily automated with simple Python scripts

ICON automated performance analysis



compute_planck_sour

sw_source_2str_942_gp

Kemer	Duration, ms	Danuwiuth, GD/S
ng_1017_gpu	4.319616	1069.032674
scat_136_gpu	3.002656	1028.267723
2ml_219_gpu	2.947744	21.056265
ond_576_gpu	2.325728	1041.890441
eam_838_gpu	2.178112	1247.553819
scat_576_gpu	1.826496	1328.899786
ajor_339_gpu	1.788000	501.779672
ond_456_gpu	1.771296	436.706152
irce_578_gpu	1.716992	274.720473
2str_942_gpu	1.714656	1253.359748

24



final.pdf

- Nvidia on-demand: https://www.nvidia.com/en-us/on-demand/
- GTC recordings: https://www.nvidia.com/gtc/session-catalog/?regcode=no-ncid&ncid=no-ncid&search=#/ https://www.nvidia.com/en-us/on-demand/session/gtcspring21-s31816/

 - https://resources.nvidia.com/en-us-summer-of-learning-for-students/gtcspring22-s41496?ncid=no-ncid
 - https://www.nvidia.com/en-us/on-demand/session/gtc24-s62191/?playlistId=playList-d59c3dc3-9e5a-404d-8725-4b567f4dfe77
 - https://www.nvidia.com/en-us/on-demand/session/gtcspring23-s51120/
 - https://www.nvidia.com/en-us/on-demand/session/gtcspring23-s51772/
 - https://www.nvidia.com/en-us/on-demand/session/gtc24-dlit61667/
- Be careful when looking at old stuff like GPU Gems or 10 yr old stackoverflow answers. A lot has changed in CUDA platform and a lot more is possible now
- The best way to learn is to try, so get your hands dirty!

Extra resources

• OpenACC standard, actually very accessible: https://www.openacc.org/sites/default/files/inline-images/Specification/OpenACC-3.3-





Hands on session



- optimization opportunities.

Hands on session

• The code is supposed to solve a system with conjugate gradient method, but it has a few bugs and a few

• You'll need to debug it, then profile with Nsight System and try to speed it up • Try to use some tools/environment variables rather than just staring at the code • Get Nsight Systems GUI onto your laptop: <u>https://developer.nvidia.com/nsight-systems/get-started</u>





